	tment of Commerce, Patent and Trademark Office					Serial No.: 09/654,643 Filing Date: 09/05/2000				
& Die										
SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT BY APPLICANT						Inventors: Pak Shing Chau, et al.				
					Group	Art Unit:	Unknown			
"LOW-LATENCY EQUILIZATION IN MULTI-LEVEL, MULTI-LINE COMMUNICATION SYSTEMS"						Examiner Name: Unknown				
						Attorney Docket No.: RA-194				
			U.S. P	atent Document	s					
Examiner Initial		Document Number	Date	Name	Class	Subclass	Filing If Appropr			
	A		·			REC	EIVED-			
	В				<u> </u>	SEP	SEP 0 3 2003			
	С				<u> </u>	Technology Cente	y Center	r 2600		
	D		-		<u> </u>		<u> </u>	<u></u>		
	E					<u></u>	<u> </u>			
		Foreign Patent Documents					Transla	tion		
		Document Country Class Subcla					You	No		
	F	Number	Date	Country	Class	Subclass	Yes	NO		
OTH	ER A	RT (Includi	ng Author	, Title, Date,	Pertin	ent Pages	, Etc.)			
	G	Raghavan, S.A. et al. "Nonuniformly Spaced Tapped-Delay-Line Equalizers," IEEE Transactions on Communications, Vol. 41, No. 9, September 1993, pp 1290-1295.								
E B		Ariyavisitakul, Sirikiat et al. "Reduced-Complexity Equalization Techniques for Broadband Wireless Channels," IEEE Journal on Selected Areas in Communications, Vol. 15, No. 1, January 1997, pp 5-15.								
E B	н	Areas In Com		Sidiropoulos, Stefanos et al. "A 700-Mb/s/pin CMOS Signaling Interface Using Current Integrating Receivers," IEEE Journal of Solid-State Circuits, Vol. 32, No. 5, May 1997, pp. 681-690.						
4 4	H	Sidiropoulos	, Stefanos	ng Receivers," IBB	E Journa	l of Solid-	State 			
· · · · · · · · · · · · · · · · · · ·		Sidiropoulos	, Stefanos	ng Receivers," IBB	E Journa	l of Solid-	State 			